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aAbstract
Th,is paper  presents o, design of a n,on,-volatile  m,ult$e-
vcl.lued  con.t~n.t-ad~~r~:ssable  m,em.ory  (MI/CAM)  usrn,g
m,etnl-f~rroel~:ctri,c-sem,l;conduct~~r  (MFS) FETs. A n .
MFSFET is an important device with, (I, n,on,-ncstrvcti?)f:
rtxd sch,em,e. ~7rltl.pl~-l)a,l11.ed  s t o r e d  da,ta, a,re hrectly
represented by rem,nant pola,riza,tion stntes th,a,t corre-
spon.d to th,resh,old  wolta,ges 11f a,n M F S F E T .  Sinm on,+
d i g i t  com,perison  be tween ,  rn,ll,lt2~1~-l)a,ll~d in,pt cl.n,d
stored data is performsed by th,e com,bin,ntion. of two dif-
ferend  threshold opration,s, a on,e-digit com.parator  cnn
b e  desiped b y  t w o  M F S F E T s .  Th,e use of th,e on,e-
digit com,pnrr,.tor m.nl;es it possible to desl,gn, a, com,pct
M V C A M  c e l l .  I t  is evcl.luated th,nt  th,e perform.a,nce of
th,e proposed MVCAM is superior to that of som.e b%-
nuxry and rn,~r,lt~~)le-l)al~l,~d  CAMS  in term,s of bi t  den,sity,
periph~rnl-circ?I.it com,plezity, c~.cce:ss s p e e d .  a,nd fu.nc-
tionuxlity.
1. Introduction
Real-time programmable and non-volatile memories
with a one-transist,or  cell structure are one of the key
modules in the present high-performance system LSIs.
Ferroelectric(FE) memory devices have increasingly at-
tracted att.ention  because they are non-volatile mem-
ories with the capability of high-speed read and write
operations. For example, FE capacitors are about, t,rn-
times larger than that of the S1:Oz film: so that, they
have  a potential advantage to implement, high-density
memories. A one-transistor memory cell can be imple-
mented by only a single MFSFET with a non-destructive
read operation.
It is well  known that:  in the present g&a-scale  system
on-a-chip integration era: accelerating t,he evolution in
chip density causes a communication bot,tleneck  be-
t,wern  memory and logic modules. A logic-in-memory
structure: in which st,orage  functions are dist,ributrd
over a logic-circuit plane7  is a key  technology to solve
the above problem. CAM is a typical application of
such a logic-in-memory VLSI archit,ect,ure. Unt,il  now,
several high-performance CANS have been reported
[l]-[6]. H owewr  i. t 1las been difficulty  to solve the t,rade-
off between real-time programmability and noii-
volatility with keeping a compact CAM  cell circuit. A
few challenging works: a MVCAM  using FE devices:
have been reported[6].
In this paper:  a new design of an MVC_OI  using
non-destructive FE devices such as MFSFETs is pro-
p o s e d .  h,Iult,iple-valued  stored  data in the MVC.UvI
cell are directly represented by threshold volt,ages  of
an MFSFET that,  can be programmed by controlling
remnant polarizat,ion states.  1Iultiple-valued  one-digit
comparison is performed by the logical product AND
of two different, threshold operations. Since  the use of
l’rechar~e-evalllat,e  logic makes it possible to implement,
a two-input, _AND  gate by just wiring, an M\‘CAM  cell
can be designed by t,wo  SIFSFETs.  An MVCAM  word
circuit is also designed by series connection of the cell
circuits together with precharge-evaluate logic, so that
an n-digit MVCAM  word circuit, can be realized by 2n
MFSFETs. Moreover, the performance of the proposed
MVCAM  is compared with that of a binary dynamic
C.\M[Z]  and non-volatile N\‘C_AMs[3],[5]~[6]  in terms
of non-volatility, real-time pro~ramrnahilitJ-,  a bit den-
sit,y,  an execution speed, and peripheral-circuit simplic-
ity. As a result,, it is demonstrated that its performance
is superior to that of the other CAMS.
2. Review of MFSFETs
2.1 Characterist ics  of  M F S F E T s
_An  MFSFET structure is similar to a conventional
metal-oxide-semiconductor(MOS) FET with the excep-
tion that the gate insulating layer is replaced by an
act,ive  ferroelectric thin film. Figure 1 shows a cross-
sectional view and a symbol of an MFSFET. _4n FE
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Figure 1. MFSFET st,ructure,  (a) Cross-sect,iord  vim,,
(1)) Sy1r1h1.
Polarizatio
Figure 2. P(:rovskyt,r st,nl(.t,llr(:.
nlaterial c0nsist.s of a Perovskyte striict,ure  as shown in
Figure 2, which is transformed when an at,om at the
center of a lattice causes a polarization 11~  a shift from
an electrically neutral st,at,e according to the external
elect,ric field which is determined by an applied volt,age
and thickness of FE thin films. This characteristic is
represented by a hysteresis loop. Figure 3 shows po-
larization vs voltage hysteresis loops of the FE film.
One of the most important characterist,ics in t,he FE
material is to haye a remnant polarization within the
saturated hysteresis loop when the voltage across the
FE film is zero. It, implies that the FE film can pre-
serve information that corresponds to a remnant po-
larization state without,  wltage supply~ i.e. an MFS-
FET is capable of a non-volatile memory device. Re-
cently: NFSFETs have been reported using the variety
of the FE material such as BiqTi3012[7]: LiSbO:+[8]:
and SrBizTazO9[9].
Figure 3 also shows an example of a binary data as-
signment with remnant polarization st.at,es. As t,lie
remnant polarization is determined by an applied volt-
age across the FE film: whose magnitude is larger than
the coercive wltage Vc,.: a logic state: “1” or ‘V’~ can
he written into the SIFSFET by the gate voltage V(;
and the bulk voltage kTg. The required voltage applied
to gate electrode of the MFSFET to writ,r data is lower
Figure 3. Hyst,ercsis  loop charac:tc:rist,ic:s  of art FE mat,c-
rid.
Figure 4. Compensation
SllI&dW.
charge in he semiconductor
than that of conventional non-volatile memory devices
such as a floating-gate MOS transistor.
M’hen the external voltage is removed, t,he remnant,
polarization will induce an electric field which attracts
positive (or negative) compensation charge to the semi-
conductor surface as shown in Figure 4. Therefore, the
carrier density of a semiconductor at the interface will
be inverted, which makes it possible to shift the thresh-
old voltage. Figure 5 shows the threshold volt,age corre-
sponding to t,he MFSFET state “0” and “1”.  In a read
scheme:  VA is fixed to t,he ground 1~~1. m’hen read
gate voltage VRF is applied to V(:; the switching state
in the MFSFET depends on the polarization state in
the FE film, i.e. stored data. Therefore: stored data in
the SIFSFET is read as ‘Ym” and “off” st,ates. As VRF
is low enough, the polarizations state in the FE film
remains the previous st,ate. Therefore: the MFSFET
can realize a non-destructive read operation.
Consequently, an MFSFET is capable of being used
as a non-volatile memory device with a non-destructive
read scheme. Principle of the operation is similar to a
Floating-Gate MOS Transistor, but an MFSFET has
t,he advantage of a high-speed and a low power writ,e
scheme due to the characteristic of FE films.
2.2 Multi-level threshold programming in
MFSFETs
In an MFSFET: a stored value is represented by
remnant polarization states.  Therefore: several rem-
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Figure 5. Rclat,ionship  bct,wccn  t,hreshold  volt,agr:  ilIl<l the
rerrmarit polarkdon statw.
nant  polarization states are required for rmiltiple-dud
data storage. For examples Figure 6 shows the rela-
tionship bet,ween  four remnant polarizat,ion st,at,es  and
the assignment of four-valued data. Four remnant, po-
larization states are obtained by the following method.
The polarization in an FE film moves on branches as
shown in Figure 4. This means that P,o and -P,,o  are
produced by the transition of the polarization through
n + h -+ c, and cJ + e --+ f: respectively.
Consider the storage of “2” in the fonr-valued  logic
into MFSFETs.  Figure 7 shows the timing diagram
and polarization states for a write scheme. First, If,.,
is applied to the gate electrode of the SIFSFET,  and
t,hen  zero is applied. At that moment: the polarization
stays on n. Second, -If,.,, is applied. and then zero is
applied. The polarization changes from n to c through
b. Conseqiiently,  the remnant, polarizat,ion in FE f i lms
is P,,,,  i.e. four-Tallied  dat,a  “2” is stored.
Threshold voltages are shifted depending on rem-
nant polarization states. If there are four remnant po-
larization states, we  can utilize  the fonr level threshold
voltages. This characteristic is important, to design a
CAM  cell st,ructure  using MFSFETs.
Figure 6. Few rernnarlt  poIarizat,ions  st,at,cs
Figure 7. Timing  diagrau~ and t,hc polxizat,ion  st,at,c:  for
iL nrit,c scheme of a multiple-valued logic value.
3. Design of a Multiple-Valued Content-
Addressable-Memory Using MFSFETs
CAM accomplishes a magnitude comparison between
two kinds of R-valued input words, S(an  n-digit PX-
ternal  input, word) and B;( an 1:th  n,-digit  stored input
word):  and generates a binary output word, Z(m~-bit,
output) as its comparison result.  Figure 8 shows a gen-
eral structure  of an MVCAM.  In the case of R-valued
encoding, an input,  word S and the ith stored word B;
are expressed as follows:
7L
and
S = xR’“-j . .yj; (1)
j=l
II
B, = c R’“-j  . /J,‘j
(2)
,i=l
w h e r e  sj and hij(l  5 j 5 n)  indicate the jth digits of
S and B;: respectively: and sj,  hij  E (0, 1,. . . : R - 1).
.q and bil  are the most significant digits, and s,, and
hi7,,  are the least significant digits, respectively. The
magnitude compassion between S and B; is defined as
(3)
The 1:th  binary value zi in 2 is equal to G(S:  B;).
In the following subsection, we discuss about a hard-
ware algorithm of the magnitude comparison: and a
circuit design for a high-performance MVCXM  using
M F S F E T s .
3.1 Hardware algorithm
The magnitude comparison G(S. B;) is represented
by two kinds of t,hreshold  operations for each digit. One
is the greater-than search operation, yj,  and the other
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Figure 8. St,nl(:t,llr(: of ~1 CAM.
is the greater-than or equal-to search operation 9e.j.  be-
t\vetrll s,j a11d hij. These operations are defined as
For example: let’s consider the magnitude comparison
between four-valued three-digit words, S and B, as
s = (s,szqI) = (321):
B = (b,h2h:()  = (320).
If B is greater than 5’: then one of the following condi-
tions:
(a) 91 = 1:
(h) gel A Q2 = 1:
a n d  (c) gel A gez A Q:( = 1
must he at least satisfied. In this example:, the above
condition (c) is satisfied because of (sl = h,): (s2 = h,)
a n d  (s:j < h:<).
In general, the magnitude comparison between n,-
digit words can be represented by using gj and Sej  as
G(S: B;) = g1 V (gq A g..) V (ge, A gez A ge:<) . . .
. . V (gel A pa A . . . A CIP-~-I A yn). (6)
where symbols V and A indicate binary logic opera-
tions: OR and ASD. respectively. Eq.(6) is also trans-
B
line
(b)
Figure 9. MFSFET-based pass gat,c:. (a)Mdd,
(b)Exxnple.
formed into
G(S;B;)  =  91 Vge, ~(g~vge2/1(...
. . . (&I V s-1 A gn) . .)). (7)
We use a pass-transistor network[4],[5]  to design the
CAM circuit based on Eq.(7).  In this concept: a func-
tion f(rc, y) which has two kinds of R-valued inputs 5,
y: and binary out,put, are considered as a pass gate as
shown in Figure 9(a). This pass gate is defined as
-1 is connected to B:
otherwise. (8)
The result of f(rc, y) is obtained by t,he voltage of A
which is  precharged to V, before operat,ion. W h e r e ,
B is  connected t,o the ground lewl. The voltage of
X depends on the result of f(.~: y). That is, the ML
is discharged if f(~: y) results in “1”. Otherwise: the
pass to discharge is broken and the A still remains I?,,,.
Two binary logic operators. AND and OR, can be
easily realized by parallel and serial connections of pass
gates. Figure 9(b) hs ows one example of realization of
91 A QQ V ~2 using pass-gates which correspond to 91:
QP~:  and gZ: respectively.  Consequently! G(S, B;) in
Eq.(7) is realized by combination of gates. Figure 10
shows a block diagram of the MVCAM word circuit:
in which an M1:CAM cell consists of pass gates which
correspond to s,j and gfj, respectively.
3.2 CAM cell circuit design using MFSFETs
T WO kinds of pass gates, gj and gcj; can be designed
using threshold operations[lU] between the threshold
33
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Figure 10. Block diagrau~  of an hlVCAAI  word  circuit,.
ML +
ML: Match line
Figure 11. Rcslization of g3 awl gcJ using MFSFETs
voltage T/TH  and t,he gat,e  voltage  1:; of an MFSFET.
The threshold voltage of t,hr  MFSFET  represents the
storage data. This means that the MFSFET can be
considered to a pass gate  which has two kinds of input,
Ji(; and V~ff:  described in section 3.1. An external
input s; and a stored input,  hii correspond to I</(;  and
T/TH  as sl:ow~~  in Figure 11:  respectively.
The function which is represented by the pass gate
which consists of an MFSFET is determined hy rela-
t ionship between s; and h;j (that is, V& and T/TH).
Figure 12 shows relationship of the gate and thresh-
old voltage which represents s; and h;j wit,h  regard of
gj and Sej  in the case of four-xJued  logic. Using this
MFSFET:  the CAlLI  can be simply designed.
3.3 Overall structure of an MVCAM
Figure 13 shows the circuit diagram of a magni-
tude comparator between  n,-digit  words. In this cir-
cuit,, l”echar~e-e~aliiate  logic is employed to provide
low power dissipation and high speed processing with
less area overhead. 1Vhen  the clock d is in a low state,
the match line is precharged  to T/;,,.  JJ’hen  0 goes to a
high state. the match line is discharged depending on
the relatjionship between S and Bi.  Dat,a  input, for each
cells are performed in parallel, and result of compari-
son are generated to z;, simultaneously. Hence: this
h,I\;C_AM  accomplishes a read scheme in one step.
Figure 14 shows circuit diagrams for mrit,e  opera-
Figure 12. Four-valued threshold v&agc:s and  gate:  volt,-
ages  of 1IFSFETs.
,f’- Digit line
i
s, i’ s7
Match line
S".l
G =
Figure 13. n-tligit,  Inagnit,iide  cornparat,or  1~~x1  on a
digit-~)arallel  structure.
tions in the magnitude comparator. To discharge vi
and v, for each MFSFETs,  the volt,age  “3” is applied to
MFSFETs  which correspond to gj. Then, t,he  thresh-
old voltage T/TH  is programmed by & and V, as shown
in Figure 7. To avoid changing t,he threshold voltage
of every non-selected MFSFETs:  the digit line or the
plate  line which connects with those MFSFETs main-
tains floating.
Table 1 summarizes an estimated performance of
CAMs.  h,lFSFETs  can realize real-time programmable
and non-volatile memories with a non-destructive read
scheme, so that the data does not require a repro-
gram scheme. Therefore: its peripheral circuit for a
reprogram operation can be reduced. Moreover, since
an MFSFET can perform a threshold operation be-
tween I’(; and VTH which correspond t,o sj and b;j,
respectively, a CAM cell is designed by two MFSFETs
34
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Figure 14.  ITTrite  opc,rat,ion  in a digit,-parallel  st,ruct,urc:.
based on pass-transidor network.  Conseqiiently, the
presented M1’CAM  can achieve the high-speed access
scheme and high density .
4. Conclusion
A compact M2;L\;CAiLI with real-time programmahil-
ity has been designed by using MFSFETs. Since a
mnltiple-valiied t,lireshold operation is  performed hy
using a single MFSFET whose multi-level threshold
voltages correspond to remnant polarization states, a
multiple-Ailed one-digit comparator can be designed
hy jnst two MFSFETs. Uoreover. the nse of the pre-
charge-evaluate logic circuit makes an M’CASI word
circuit compact,.
As a fut,ure research target,. it is also important, to
dwelop high-performance \‘LSI circuit, wit.h  mnltiple-
valiied external inputs, multiple-valued stored inpiits
and binary outputs nsing MFSFETs.
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